Skip to main content
Digital Experience
Schedule
Dates & Deadlines
Toggle navigation
Toggle navigation
Program
Dropdown menu toggle
Program
Schedule
Keynote
HPC Creates Plenary
Invited Talks
Panels
Tutorials
Workshops
Papers
Reproducibility Initiative
AD/AE Process & Badges
Awards
Birds of a Feather
Early Career
Exhibitor Forum
Posters
ACM SRC
Doctoral Showcase
Research Posters
SciViz Showcase
Job Fair
Receptions
Exhibits
Dropdown menu toggle
Exhibits
Exhibitor Prospectus
Exhibitor Application
Exhibitor List & Floorplan
Exhibitor Forum
Exhibitor Housing
Exhibitor Function Space
SCinet for Exhibitors
Recruit at the Job Fair
Students
Dropdown menu toggle
Students@SC
Lead Student Volunteers
Student Volunteers
Student Cluster Competition
IndySCC
Mentor–Protégé Matching
HPC Immersion
Alumni Networking Event
Speed Mentoring Event
Job Fair
SCinet
Dropdown menu toggle
SCinet
SCinet Technology
SCinet Teams
WINS
INDIS Workshop
Participate in SCinet
Contributors & Volunteers
SC Network Policy
Media
Dropdown menu toggle
Media
Media Registration
Media Partners
Blog
Newsletter
Photos & Logos
Attend
Dropdown menu toggle
Attend
Registration
Visa Applications
Digital Experience
Schedule
Atlanta
Convention Center
Housing
Family Resources
Inclusivity
Code of Conduct
Volunteer
Search
Search
Home
Session
Session
Full Schedule
·
Contributors
·
Organizations
·
Search
Program
Paper
:
Handling Hardware Faults
Session Chair
Ignacio Laguna
Lawrence Livermore National Laboratory (LLNL)
Event Type
Paper
Time
Wednesday, 15 November 2023
10:30am
-
12pm
Location
403-404
Tags
Accelerators
Architecture and Networks
Data Analysis, Visualization, and Storage
Fault Handling and Tolerance
Registration Categories
TP
Award Finalists
Best Student Paper Finalist
Reproducibility Badges
Presentations
10:30am
-
11:00am
Understanding the Effects of Permanent Faults in GPU’s Parallelism Management and Control Units
Authors
Juan David Guerrero Balaguera
Josie Esteban Rodriguez Condia
Fernando Fernandes dos Santos
Matteo Sonza Reorda
Paolo Rech
11:00am
-
11:30am
Design Considerations and Analysis of Multi-Level Erasure Coding in Large-Scale Data Centers
Authors
Meng Wang
Jiajun Mao
Rajdeep Rana
John Bent
Serkay Olmez
Anjus George
Garrett Wilson Ransom
Jun Li
Haryadi S. Gunawi
11:30am
-
12:00pm
Unity ECC: Unified Memory Protection Against Bit and Chip Errors
Authors
Dongwhee Kim
Jaeyoon Lee
Wonyeong Jung
Michael Sullivan
Jungrae Kim
Best Student Paper Finalist
Back To Top Button