BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T000712Z
LOCATION:403-404
DTSTART;TZID=America/Denver:20231115T113000
DTEND;TZID=America/Denver:20231115T120000
UID:submissions.supercomputing.org_SC23_sess161_pap405@linklings.com
SUMMARY:Unity ECC: Unified Memory Protection Against Bit and Chip Errors
DESCRIPTION:Dongwhee Kim, Jaeyoon Lee, and Wonyeong Jung (Sungkyunkwan Uni
 versity); Michael Sullivan (NVIDIA Corporation); and Jungrae Kim (Sungkyun
 kwan University)\n\nDRAM vendors utilize On-Die Error Correction Codes (OD
 -ECC) to correct random bit errors internally. Meanwhile, system companies
  utilize Rank-Level ECC (RL-ECC) to protect data against chip errors. Sepa
 rate protection increases the redundancy ratio to 32.8% in DDR5 and incurs
  significant performance penalties. This paper proposes a novel RL-ECC, Un
 ity ECC, that can correct both single-chip and double-bit error patterns. 
 Unity ECC corrects double-bit errors using unused syndromes of single-chip
  correction. Our evaluation shows that Unity ECC without OD-ECC can provid
 e the same reliability level as Chipkill RL-ECC with OD-ECC. Moreover, it 
 can significantly improve system performance and reduce DRAM energy and ar
 ea by eliminating OD-ECC.\n\nTag: Accelerators, Architecture and Networks,
  Data Analysis, Visualization, and Storage, Fault Handling and Tolerance\n
 \nRegistration Category: Tech Program Reg Pass\n\nAward Finalist: Best Stu
 dent Paper Finalist\n\nReproducibility Badges: Artifact Available, Artifac
 t Functional, Results Reproduced\n\nSession Chair: Ignacio Laguna (Lawrenc
 e Livermore National Laboratory (LLNL))\n\n
END:VEVENT
END:VCALENDAR