BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T000713Z
LOCATION:405-406-407
DTSTART;TZID=America/Denver:20231117T083000
DTEND;TZID=America/Denver:20231117T083100
UID:submissions.supercomputing.org_SC23_sess462_wksp119@linklings.com
SUMMARY:Fourth Workshop on Heterogeneous Memory Systems (HMEM)
DESCRIPTION:Hatem Elshazly (Barcelona Supercomputing Center (BSC)); Harald
  Servat (Intel Corporation); Joao Pedro Barreto (INESC-ID, Instituto Super
 ior Técnico, Universidade de Lisboa); and Antonio Peña (Barcelona Supercom
 puting Center (BSC))\n\nHeterogeneous memory architectures have recently e
 merged and revolutionized the traditional memory hierarchy. Today’s archit
 ectures may comprise multiple memory technologies next to DRAM, such as: 3
 D-stacked memory, high-bandwidth multi-channel RAM, persistent memory, or 
 Compute Express Link (CXL)-based architectures.\n\nEven though heterogeneo
 us memory architectures can benefit applications in terms of improved perf
 ormance, energy-efficiency, and cost trade-offs, exploiting the full poten
 tial of such complex architectures poses significant challenges. Since het
 erogeneous memory architectures introduce dramatic disruptions to the usua
 l memory hierarchy assumptions that have guided decades of system and soft
 ware design, we need to rethink solutions across all the layers of system 
 and software stack to embrace the new era of memory heterogeneity and sati
 sfy modern applications demands.\n\nAs in previous years, the workshop on 
 Heterogeneous Memory systems (HMEM) will serve as a forum to bring togethe
 r researchers from the HPC community to present and discuss ongoing resear
 ch around heterogeneous memory systems.\n\nTag: Data Movement and Memory, 
 Fault Handling and Tolerance, Hardware Technologies, Heterogeneous Computi
 ng, I/O and File Systems, Performance Measurement, Modeling, and Tools, Pr
 ogramming Frameworks and System Software, Security\n\nRegistration Categor
 y: Workshop Reg Pass\n\nSession Chairs: João Barreto (INESC-ID, IST, Unive
 rsity of Lisbon; Universidade de Lisboa); Hatem ElShazly (Sony); Antonio J
 . Peña (Barcelona Supercomputing Center (BSC); Universitat Politècnica de 
 Catalunya (UPC), Spain); and Harald Servat (Intel Corporation)\n\n
END:VEVENT
END:VCALENDAR