BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T000713Z
LOCATION:601
DTSTART;TZID=America/Denver:20231113T160000
DTEND;TZID=America/Denver:20231113T163000
UID:submissions.supercomputing.org_SC23_sess458_ws_mtsa106@linklings.com
SUMMARY:CXL Memory as Persistent Memory for Disaggregated HPC:  A Practica
 l Approach
DESCRIPTION:Yehonatan Fridman (Ben-Gurion University of the Negev, Israel;
  NRCN); Suprasad Mutalik Desai, Navneet Singh, and Thomas Willhalm (Intel 
 Corporation); and Gal Oren (Technion - Israel Institute of Technology, NRC
 N)\n\nIn the landscape of High-Performance Computing (HPC), the quest for 
 efficient and scalable memory solutions remains paramount. The advent of C
 ompute Express Link (CXL) introduces a promising avenue with its potential
  to function as a Persistent Memory (PMem) solution in the context of disa
 ggregated HPC systems. We present a comprehensive exploration of CXL memor
 y’s viability as a candidate for PMem, supported by physical experiments c
 onducted on cutting-edge multi-NUMA nodes equipped with CXL-attached memor
 y prototypes. Our study not only benchmarks the performance of CXL memory 
 but also illustrates the seamless transition from traditional PMem program
 ming models to CXL, reinforcing its practicality. \n\nTo substantiate our 
 claims, we establish a tangible CXL prototype using an FPGA card embodying
  CXL 1.1/2.0 compliant endpoint designs. Performance evaluations, executed
  through the STREAM and STREAM-PMem benchmarks, showcase CXL memory’s abil
 ity to mirror PMem characteristics in App-Direct and Memory Mode while ach
 ieving impressive bandwidth metrics.\n\nTag: Applications, Architecture an
 d Networks, Data Movement and Memory, Heterogeneous Computing, I/O and Fil
 e Systems, Large Scale Systems, Middleware and System Software, Performanc
 e Measurement, Modeling, and Tools, Performance Optimization\n\nRegistrati
 on Category: Workshop Reg Pass\n\nSession Chairs: Tyler Allen (NVIDIA), Ro
 n Brightwell (Sandia National Laboratories), Maya Gokhale (Lawrence Liverm
 ore National Laboratory (LLNL)), and Ivy Peng (KTH Royal Institute of Tech
 nology)\n\n
END:VEVENT
END:VCALENDAR