BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Denver
X-LIC-LOCATION:America/Denver
BEGIN:DAYLIGHT
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
TZNAME:MDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
TZNAME:MST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260422T000711Z
LOCATION:403-404
DTSTART;TZID=America/Denver:20231116T160000
DTEND;TZID=America/Denver:20231116T163000
UID:submissions.supercomputing.org_SC23_sess163_pap178@linklings.com
SUMMARY:Choosing the Best Parallelization and Implementation Styles for Gr
 aph Analytics Codes: Lessons Learned from 1106 Programs
DESCRIPTION:Yiqian Liu, Noushin Azami, Avery VanAusdal, and Martin Burtsch
 er (Texas State University)\n\nGraph analytics has become a major workload
  in recent years. The underlying core algorithms tend to be irregular and 
 data dependent, making them challenging to parallelize. Yet, these algorit
 hms can be implemented and parallelized in many ways for CPUs and even mor
 e ways for GPUs. We took 6 key graph algorithms and created hundreds of pa
 rallel CUDA, OpenMP, and parallel C++ versions of each of them, most of wh
 ich have never been described or studied. To determine which parallelizati
 on and implementation styles work well and under what circumstances, we ev
 aluated the resulting 1106 programs on 2 GPUs and 2 CPUs using 5 input gra
 phs. Our results show which styles and combinations thereof work well and 
 which ones should be avoided. We found that choosing the wrong implementat
 ion style can yield over a 10x performance loss on average. The worst comb
 inations of styles can cost 6 orders of magnitude in performance.\n\nTag: 
 Architecture and Networks, Data Movement and Memory, Graph Algorithms and 
 Frameworks, Performance Measurement, Modeling, and Tools, Programming Fram
 eworks and System Software\n\nRegistration Category: Tech Program Reg Pass
 \n\nReproducibility Badges: Artifact Available, Artifact Functional, Resul
 ts Reproduced\n\nSession Chair: Mahantesh Halappanavar (Pacific Northwest 
 National Laboratory (PNNL))\n\n
END:VEVENT
END:VCALENDAR
