Skip to main content
Home Session

Session

This content is available for: Tech Program Reg Pass. Upgrade Registration
Paper: Fault Tolerance and FPGA Codesign
Session Chair
Lishan Yang
George Mason University (GMU)
Event TypePaper
TimeThursday, 16 November 20231:30pm - 3pm MST
Location401-402
give feedback
Tags
Accelerators
Artificial Intelligence/Machine Learning
Codesign
Fault Handling and Tolerance
Performance Measurement, Modeling, and Tools
Post-Moore Computing
Registration Categories
TP
Presentations
1:30pm - 2:00pm MSTStructural Coding: A Low-Cost Scheme to Protect CNNs from Large-Granularity Memory Faults
Authors
Ali Asgari Khoshouyeh
Florian Geissler
Seyed Qutub
Michael Paulitsch
Prashant Nair
Karthik Pattabiraman
2:00pm - 2:30pm MSTDemystifying and Mitigating Cross-Layer Deficiencies of Soft Error Protection in Instruction Duplication
Authors
Zhengyang He
Yafan Huang
Hui Xu
Dingwen Tao
Guanpeng Li
2:30pm - 3:00pm MSTCo-Design Hardware and Algorithm for Vector Search
Authors
Wenqi Jiang
Shigang Li
Yu Zhu
Johannes de Fine Licht
Zhenhao He
Runbin Shi
Cedric Renggli
Shuai Zhang
Theodoros Rekatsinas
Torsten Hoefler
Gustavo Alonso
Back To Top Button