Skip to main content
Digital Experience
Schedule
Dates & Deadlines
Toggle navigation
Toggle navigation
Program
Dropdown menu toggle
Program
Schedule
Keynote
HPC Creates Plenary
Invited Talks
Panels
Tutorials
Workshops
Papers
Reproducibility Initiative
AD/AE Process & Badges
Awards
Birds of a Feather
Early Career
Exhibitor Forum
Posters
ACM SRC
Doctoral Showcase
Research Posters
SciViz Showcase
Job Fair
Receptions
Exhibits
Dropdown menu toggle
Exhibits
Exhibitor Prospectus
Exhibitor Application
Exhibitor List & Floorplan
Exhibitor Forum
Exhibitor Housing
Exhibitor Function Space
SCinet for Exhibitors
Recruit at the Job Fair
Students
Dropdown menu toggle
Students@SC
Lead Student Volunteers
Student Volunteers
Student Cluster Competition
IndySCC
Mentor–Protégé Matching
HPC Immersion
Alumni Networking Event
Speed Mentoring Event
Job Fair
SCinet
Dropdown menu toggle
SCinet
SCinet Technology
SCinet Teams
WINS
INDIS Workshop
Participate in SCinet
Contributors & Volunteers
SC Network Policy
Media
Dropdown menu toggle
Media
Media Registration
Media Partners
Blog
Newsletter
Photos & Logos
Attend
Dropdown menu toggle
Attend
Registration
Visa Applications
Digital Experience
Schedule
Atlanta
Convention Center
Housing
Family Resources
Inclusivity
Code of Conduct
Volunteer
Search
Search
Home
Organization
Organization
Full Schedule
·
Contributors
·
Organizations
·
Search
Program
·
My Schedule
·
Happening
Now
·
Maps
More…
Search Program
My Schedule
Happening Now
Maps
Cerebras Systems
Contributors
Mathias Jacquelin
Leighton Wilson
Claire Zhang
Presentations
Birds of a Feather
Advances in FPGA Programming and Technology for HPC
Architecture and Networks
TP
XO/EX
Workshop
Massively Distributed Finite-Volume Flux Computation
Algorithms
Heterogeneous Computing
Large Scale Systems
W
Tutorial
Programming Novel AI Accelerators for Scientific Computing
Accelerators
Artificial Intelligence/Machine Learning
TUT
ACM Gordon Bell Finalist
Awards
Scaling the “Memory Wall” for Multi-Dimensional Seismic Processing with Algebraic Compression on Cerebras CS-2 Systems
TP
Workshop
symPACK: A GPU-Capable Fan-Out Sparse Cholesky Solver
Applications
Distributed Computing
Compilers
Heterogeneous Computing
Linear Algebra
Message Passing
Programming Frameworks and System Software
Task Parallelism
Tensors
W
Booth
2043
Exhibitor Description
Cerebras is a computer systems company dedicated to accelerating deep learning. The pioneering Wafer-Scale Engine (WSE-2) – the largest chip ever built – is at the heart of our deep learning system, the Cerebras CS-2. The WSE-2 contains 2.6 trillion transistors and covers more than 46,225 square millimeters of silicon. The largest graphics processor on the market has 54 billion transistors and covers 815 square millimeters. In artificial intelligence work, large chips process information more quickly, producing answers in less time. As a result, neural networks that in the past took months to train, can now train in minutes on the Cerebras CS-2 powered by the WSE-2.
Products / Services
Artificial Intelligence (AI)
Website
Cerebras Systems
Back To Top Button